

Digitizer Status Update & SDR System & Integration Options

<https://edms.cern.ch/document/1823376>

R. J. Steinhagen


with input from: R. Bär, C. Handel, J. Fitzek, D. Ondreka, V. Sanjari, A. Schwinn

- FAIR and notably the FAIR Control Centre will deploy a ‘fully-digital’ control paradigm:
 - automatic monitoring
 - performance tracking & early fault detection
 - quantitative/semi-automatic feedback and setup applications
 - assisted isolation of HW faults (‘ref-actual’-monitoring)
 - remote expert diagnostics (as needed)
 - **also: pre-requisite prior to major ‘alt-HKR’ upgrades and/or move of operations to FCC**

 - Primary goals
 - generic abstraction of the vendor-specific digitizer software interfaces
 - explicitly open for new/future vendor/digitizer models extensions
 - limited range of generic user-definable data post-processing on the acquired data
 - control system integration by providing standardised FESA interface
- 

ongoing..
-
- Secondary goals
 - simplify further extensions, compactness, readability, re-usability, testability, and maintainability of the FESA implementation
 - Use of open-source signal processing and data fitting libraries
 - GNU-Radio – frame-work: <https://www.gnuradio.org>
 - ROOT – frame-work: <https://root.cern.ch>
-
- Not a new concept, existing specifications:
 - “Soft Oscilloscope System” <https://edms.cern.ch/document/1176042/3>
 - “Digitization of Analog Signals in the FAIR Accelerator Complex” <https://edms.cern.ch/document/1823376/>


- targeted concept
(underlying assumption: scopes/digitizers are cheap, RF switches are expensive)



start deployment ≥2018 (SIS18), crucial for:

- migration to new FAIR Control Centre (FCC),
- optimisation of commissioning & operation
- tracking/isolation of faults (↔ post-mortem)
- less-biased performance indicator


link: more details




Quality Management	Document Type:	Document Number:	Date: 2017-06-27
	FAIR	Common Specification	F-CS-C-02e
	Template Number:	Q-FO-QM-0005	Page 1 of 30

Document Title:	On the Digitization of (generic) Analog Signals in the FAIR Accelerator Complex
Description:	Detailed specification for the integration of time-domain digitizers with analog bandwidths and sampling frequencies ranging from DC to up to hundreds of MHz into the accelerator control system
Division/Organization:	FAIR
Field of application:	FAIR Project, existing GSI accelerator facility
Version:	V 0.4

Prepared by:	Checked by:	Approved by:
R. Steinhagen	FAIR-C2WG-ALL (e-group) R. Bär (Controls) J. Flitzek (Controls) F. Gressler (QA) H. Huether (Controls) D. Ondreka (SYS) A. Reiter (BI) S. Sanjari (Exp) M. Schwickert (BI) I. Lehmann (Exp. Link-Person) D. Severin (Exp. Link-Person)	R. Bär (Controls) M. Schwickert (BI) R. Steinhagen (FAIR Comm. & Control PL)



- Scheme can be further cascaded and combined with other modules
 - based on GNURadio's signal-flow concept <https://www.gnuradio.org/>
 - N.B. there are conceptually also other similar other projects: e.g. ADS, QUCS, Spice, LabVIEW ... but with a different non-real-time (RF) signal processing





N.B. a bit of scientific rigour: measurement always includes value and it's error propagation, i.e.


$$\langle X \rangle \pm \sigma_{\text{rms}}$$


Optional (for non-FESA use): GUIs ↔ usefull for prototyping (ignored when using FESA)





- Cascade Sink** (+ time-domain & frequency domain sink)
- communication with FESA
 - groups common data aggregation/reduction (n MHz → 10 kHz → 1kHz → 1 Hz)
 - + STFT frequency spectrum (8192 bins@ f_{input}) updated at 1 kHz for full cycle
 - + default triggered DAQ












acquisition schematic:



Following modes of acquisition would be expected to be served simultaneously (though some of them could be implemented as down-sampled copies of the higher bandwidth acquisition):

A. Slow-acquisition (FESA property: 'Acquisition') – sub-choices (selected via CMW-filter):


- 1) **'Sequence'** acquisition between 'beam injection' and 'beam extraction': the specific signal averaged and decimated to the rate needed for the given client (e.g. 1 kHz).
 - *property notifies complete trace as a function of time at the end of the sequence (up to 30-60 s)*
- 2) **'Continuous'** real-time data publication during the cycle (↔ N.B long SIS100 cycles and/or storage rings):
 - *property notifies single measurement at typical update rate around 10-25 Hz*
 - use-case: user-level applications (inj./extr. steering), software-based real-time feedbacks, ...
- 3) **'Instant'** signal acquisition: → *property notifies single measurement at pre-defined time delays (ms-scale)*
 - software interlock on injection/extraction orbit deviations (via MASP)

B. Fast block-mode acquisition (also 'Acquisition'):

- up to 10 external user-defined timing triggers per sequence (ie. each injection, extraction etc.)
- corresponding CMW property subscription: e.g. 'TRIGGERED' or name of specific timing event
- horizontal channel settings are assumed to be fixed per digitizer

C. Post-Mortem (FESA property 'PostMortem'): not finalized but provisionally:

- 1) first circular buffer storing each signals @ 1 kHz for the last second of beam or full cycle
- 2) second circular buffer storing the last 1k (10k?) turns at maximum sampling rate



FAIR Timing:

- timing: prepare
- timing: start segment ('beam-in', $t=0$)
- timing: injection t_1
- timing: injection t_2
- timing: injection t_4
- timing: merging/rotation #1
- timing: start ramp or t_{h+1}
- timing: end ramp or t_{h+2}
- timing: Merging/rotation #2
- timing: extraction ('beam-out') or t_{h+3}



transfer line 1

e.g. SIS18 → HEBT → SIS100
 or: SIS18 → HEBT → ESR
 or: ESR → HEBT → CRYRING

Circular Machine Cycle

e.g. SIS100, CR, HESR, CRYRING, SIS18, ESR

transfer line 2

e.g. SIS100 → HEBT → \bar{p} -target/CR
 or. SIS100 → HEBT → CBM

Device Selection: DigitizerDU.dal007, GSCD002, GD_92590CD7

Cycle Selection: Any

Property Selection: DigitizerClass (1.0.0), Init, Reset, UnlatchInterlock, AmpPhaseDetectionSetting, ChiSquareSetting, DataAggregationSetting, DigitizerSetting, Power, RefFunctionSetting, STFTSetting, ScalingOffsetSetting, Setting, StreamingClientUpdateConfig, TimeRealignmentSetting, Acquisition, AcquisitionSpectra, FlowGraphConfig, ModuleStatus, Status, Version, Configuration

Fields:

acqTriggerName:	STREAMING
acqTriggerTimeStamp:	1535977748104964536
acqLocalTimeStamp:	-1
channelTimeBase:	array float [1]
channelUserDelay:	0.02555
channelActualDelay:	0.02555
channelName:	GSI11MU2:Delta_Circuit@25Hz
channelValue:	array float [1]
channelError:	array float [1]
channelUnit:	A

user data:

- acqTriggerStamp (UTC-seconds of trigger/start)
- channelTimeBase (N.B. time stamps relative w.r.t. 1st injection)
- channel[Actual/User]Delay (→ bunch-to-bucket-inj./group delay)
- channelName
- channelValue (N.B. array)
- channelError (N.B. array)
- channelUnit
- [..]

acquisition mode:

- STREAMING
- FULL SEQUENCE
- SNAPSHOT
- POST_MORTEM
- TRIGGERED

signal name, e.g. 'GSI11MU2:I_Circuit@1kHz'

WR event (optional), e.g. 'CMD_BEAM_INJECTION', 'CMD_BEAM_EXTRACTION', 'CMD_START_ENERGY_RAMP', 'CMD_CUSTOM_DIAG_[1,3]'

acquisition mode:

- STREAMING
- FULL SEQUENCE
- SNAPSHOT
- POST_MORTEM
- TRIGGERED


user data:

- acqTriggerStamp (UTC-seconds of trigger/start)
- channelTimeBase (N.B. time stamps relative w.r.t. 1st injection)
- channel[Actual/User]Delay (→ bunch-to-bucket-inj./group delay)
- channelName
- channelValue (N.B. array)
- channelError (N.B. array)
- channelUnit
- [..]

GUI in preparation

- Sub-categories:
 - a) time-domain: functional actual-vs-reference monitoring (DC – up to 2GHz)
 - b) frequency-domain: SA- & VNA-type funct. $\Delta f_{bw} \approx 20 \text{ MHz} @ f_{LO} \approx \text{DC} \dots 6 \text{ GHz}$
 - c) video-signal (IPM, screens, etc.) → not covered
 - existing BI technology/integration, main issue: budget/MC commitment
 - need interim solution for 'alt-HKR' retrofitting → personell resources needed
 - d) generic signals < 1 MHz bandwidth → also not covered (e.g. QPS, BI)
 - different strategy: local low-cost high-ADC-density controller, ...
- ✓
< 30 MHz ↔ time-domain digitizer
> 30 MHz → proper SDR
✓
- Frequency-domain covering Software-Defined-Radio (SDR)-like functionalities:
 - e.g. RF vector signal analyzer, RF network analyzer, RF signal generator, ...
 - DAQ of Rx-path is very similar to existing time-domain digitizers
 - N.B. often already existing GNU Radio integration + (tbd.) integration of White-Rabbit-Trigger/Synchronisation integration
 - Open-question:
 - A) SDR hardware choice (next slide)
 - B) Integration of Tx-path: signal/function types, triggering schemes
 - C) Low-level RF feedback functionalities
 - probably requires (custom) FPGA modifications (functionality needed)

Wikipedia: “[..] components that have been traditionally implemented in hardware (e.g. mixers, filters, amplifiers, modulators/demodulators, detectors, etc.) are instead implemented by means of software on a personal computer or embedded system. [..]”





- wide range of academic, commercial, and military applications:
 - cellular radios (3G, 4G, 5G), (passive) radar systems, SIGINT, ...
 - market at its infancy and will likely continue to grow significantly
- focused on commercial/open-source systems → easier integration (GNU Radio, less NDAs, ...)



	RTL-SDR	HackRF One	BladeRF x40	BladeRF x115	Ettus N210 (basic RF)	Ettus B210	LimeSDR	Ettus X310 (UBX 40/160)	Crimson TNG
Frequency Range	22MHz-2.2GHz	1MHz-6GHz	(50 kHz) 300MHz-3.8GHz	(50 kHz) 300MHz-3.8GHz	1MHz-250MHz	70MHz-6GHz	100kHz-3.8GHz	10MHz-6GHz	100kHz-6GHz
RF Bandwidth	3.2MHz	20MHz	(28) 40MHz	(28) 40MHz		61.44MHz	61.44MHz	40 (160)MHz	>1200 MHz
Sample Depth [bits]	8 bits	8 bits	12 bits	12 bits	14 bits	12 bits	12 bits	14 bits	
Sample Rate [MS/s]	3.2	20	40	40	50	61.44	61.44	200	> 200
Transmitter Channels	0	1	1	1	2	2	2	2	4
Receivers	1	1	1	1	2	2	2	2	2
DDC/DUC res. [mHz]					25				
Duplex	N/A	Half	Full	Full	Full	Full	Full	Full	Full
Interface	USB 2.0	USB 2.0	USB 3.0	USB 3.0	Gigabit-Ethernet	USB 3.0	USB 3.0/ PCIe x4	2 x 10 Gigabit/ PCIe x4	20 Gigabit
FPGA			Altera 40KLE Cyclone IV	Altera 115KLE Cyclone IV	Xilinx Spartan 3A-DSP 3400	Xilinx Spartan 6 XC6SLX150	Altera EP4CE40F23 Cyclone IV	Xilinx Kintex-7	Altera Arria V ST 5ASTMD3E3F31
Programmable Logic Gates	N/A	64 macrocell CPLD	40k	115k	53k	100k	40k	406k	a lot
RF/ADC Chipset	RTL2832U	MAX5864, MAX2837, RFFC5072	LMS6002M	LMS6002D	custom & AD9777	AD9361	LMS7002M	custom & ADS62P48	ADF4355
Open Source	No	Full	Schematic, Firmware	Schematic, Firmware	Schematic, Firmware	Schematic, Firmware	Full	Schematic, Firmware	Schematic, Firmware
Oscillator Precision	?	+/-20ppm	+/-1ppm	+/-1ppm	+/-2.5ppm	+/-2ppm	+/-1ppm initial, +/-4ppm stable	+/-2.5ppm	+/-2.5ppb
Transmit Power	N/A	-10dBm+ (15dBm @ 2.4GHz)	6dBm	6dBm	10dBm+	10dBm+	~10dBm	10dBm+	10dBm+
SW interface	GNU Radio	GNU Radio	GNU Radio	GNU Radio	GNU Radio	GNU Radio	GNU Radio	GNU Radio	GNU Radio
Approx. Price	~\$10	\$299	558 €	750 €	2222 €	1220 €	249 €	7660 €	17917 €
Approx. Price (PCIe)							666 €	8435 €	> 50 kEUR

N.B. 61.44 MS/s
↔ USB 3.0 limit
50 MS/S ↔
1 Gigabit link

low-
end



high-
end

here:
 simple FM receiver



- SIS18/SIS100 K.O. exciter monitoring/signal generation:
 - broad-band signal surveillance (+ time-domain digitizer)
 - flexible spectrum & time dependencies for excitation
 - option: fast(er) spill-extraction FB?
- Generic accelerator-related diagnostics
 - Long. Schottky: momentum width, energy mismatch, intensity, ...
 - trans. Schottky: Q/Q' , emittances, ... ??
 - experiments: use-cases see V. Sanjari's presentation
- RF leakage monitoring/EMC compliance for UNILAC RF driver (pLinac?) ??
 - N.B. 36.136 MHz \leftrightarrow (civ/mil: BOS, micros, ...)
 - N.B. 108.408 MHz \leftrightarrow (civ/mil: aviation, navigation, ...)
- Low-Level RF (reuse same HW/SW platform)?
 - second-/third-order harmonic measurements
- [<you application here>](#) – it's a generic CO platform that can be further expanded:
 - under the responsibility of CO:
 - Digitizer (SDR) HW integration
 - HW abstraction/driver-integration (GNU Radio)
 - basic signal post-processing & FESA export
 - Under the user responsibility
 - RF analog input adaptation & cabling (ie. AFE, analog front-end)
 - non-standard signal post-processing, i.e. custom FPGA processing/modifications

- No excitation/white or remnant noise
- Kick/frequency sweep aka. ‘chirp’
 - enableExcitationTx-[A,B]
 - exAmplitude[A,B]
 - chirpStartDelay t_0 , chirpStopDelay t_1
 - chirpStartFreq[A,B] f_0 , chirpStopFreq[A,B] f_1
 - + all the above as function of time in cycle/BPC sequence
- Phase-Locked-Loop (PLL) System
 - Similar to chirp but on slower time-scales
 - Beam-Transfer-Function (BTF)
- Bandwidth-limited/shaped white-noise
 - Uniform, Gaussian, Laplacian, Impulse, inverted-Gaussian, ...
 - + all the above as function of time in cycle/BPC sequence



- Deterministic signal source
 - sine, square, triangle, saw-tooth, $\sin(x)/x$, gaussian, half-sine
- Arbitrary Waveform Generator (SDR can operate as DDS generator)
 - options are limitless but resources to implement these are finite → need to prioritise
- External Rx-driven output relation (ie. FB-loop, required FPGA mod)
 - simple PID +simple Smith-Predictor for 1st/2nd-order latency compensation
- Misc:
 - ADC/DAC clockSource = external vs. internal oscillator
 - FirDecimationValue, ...
 - external gating???

- FAIR Control Centre (FCC): ‘fully-digital’ control paradigm
 - pre-requisite prior to ‘alt-HKR’ to FCC move
 - automatic monitoring, performance tracking & early fault detection
 - assisted isolation of HW faults (‘ref-actual’-monitoring) & remote expert diagnostics (as needed)

- Primary goals of digitizer integration:
 1. generic abstraction of the vendor-specific digitizer software interfaces (via GNU Radio) ✓
 2. limited range of generic user-configurable data post-processing on the acquired data ✓
 3. control system integration by providing standardised FESA interfaces

ongoing..

- Sub-categories:
 - a) time-domain: functional actual-vs-reference monitoring (DC – up to 2GHz) ✓
 - b) frequency-domain: SA- & VNA-type funct. $\Delta f_{bw} \approx 20 \text{ MHz} @ f_{LO} \approx \text{DC} \dots 6 \text{ GHz}$
 - < 30 MHz ↔ time-domain digitizer ✓
 - > 30 MHz → proper SDR
 - c) video-signal (IPM, screens, etc.) → not covered (existing BI technology/integration) ✓

- Open-question regarding frequency-domain digitization via Software-Defined-Radios (SDRs):
 1. SDR hardware choice → cross-check favoured candidates
 2. Integration of Tx-path: signal/function types, triggering schemes
 - to be demonstrated: integration of White-Rabbit-Trigger/Synchronisation integration (via GPIO?)
 3. Low-level RF feedback functionalities → ... an option to be followed-up?

Appendix


- Low-Bandwidths (< 20 MHz)

- PicoScope 4824, 7 (8) channels, 11.3 ENOB @ 20 MHz
 - N.B. ~ 16 ENOB @ 10 kHz ($\Delta I/I_{\max} \sim 10^{-5}$)
- 2018: primarily used for EPC-related systems (→ 2018: “AEG”)
 - planned to digitize: I_{ref} , U_{ref} , I_{actual} , U_{actual} , ΔI , U_{int} , + 1 spare
 - 8th channel for WR timing synchronisation



- Medium-range Bandwidths (< 200 MHz)

- PicoScope 3403D MSO ↔ 3406D MSO), 4 ch, 6.9 ENOB @ 200 MHz
 - N.B. ~ 7.9 (15) ENOB @ 10 MHz (10 kHz) ($\Delta U/U_{\max} \sim 10^{-3}$ ($3 \cdot 10^{-5}$))
- 15 (16) digital channels → triggering e.g. on fast RF loops states, etc.
- 2018: primarily for Ring-RF (→ “Gap Voltage”) and HV-extraction kicker trigger acquisition



- High-Bandwidth (< 500 MHz, (1 GHz))


- PicoScope 6402C ↔ 6404C, 4 channel, 7.3 (7.9) ENOB @ 500 (200) MHz
- 2018: primarily used for HV extraction and tune kicker waveform

- Open: specification for further digitizer devices

- tentatively: Ettus Research SDR for spectra-related applications



N.B. Ordered/deploy 150+ digitizer for 2018/19 for SIS1/ESR/Cryring





Colour Coding:
 time-domain signal (red)
 time-domain variable name (purple)
 frequency-domain signal (blue)
 frequency-domain variable name (green)
 timing/HW signal/setting supply (black)

N.B. <X> Error variable names omitted for better readability

Test Signal Definition:


Analog Input-A: $DEV:RF_ref_raw(t) = '1 V' \cdot \sin(2\pi \cdot [f(t) + \phi(t)]) + '1\% \text{ noise}'$
Analog Input-B: $DEV:RF_gap_raw(t) = a(t) \cdot \sin(2\pi \cdot [f(t) + \phi(t)]) + '1\% \text{ noise}'$
Analog Input-C: $DEV:RF_ref_phase(t) = \phi(t) + '1\% \text{ noise}'$
Analog Input-D: $DEV:Kicker_raw(t) = 2nd\text{-orderIIR}(\text{Rectangular-Pulse}(t-t_{event}, \langle\text{parameter see below}\rangle), \omega_0=2\pi \cdot 5 \text{ MHz}, \zeta=0.05) + '2\% \text{ noise}'$



FESA continuous acquisition (ie. CW filter: 'FULL-CYCLE', 'STREAMING', 'SNAPSHOT', and 'POST_MORTEM'):
for each post-processed continuous time-domain and frequency-domain signal ...

Colour Coding:
 time-domain signal
 time-domain variable name
 frequency-domain signal
 frequency-domain variable name
 timing/HW signal/setting supply

N.B. <X>Error variable names omitted for better readability



FESA block-mode acquisition (ie. CW filter: 'TRIGGERED'):

